A bidirectional real-time data communication without distinction between master and slave is achieved with double TMS320F28335 DSP using its multichannel buffered serial port (McBSP). The shortcoming of the communication on SPI mode that the slave cannot initiate communication is overcame. The hardware connection and the software realization plan of the scheme are detailed. Finally, tests on uninterruptible power supply (UPS) inverter prototype controlled by double TMS320F28335 DSP verify the reliability and real features of this design.
Hardware Interface of Dual DSP and Data Transfer Process
The interface connection diagram to realize dual DSP communication by adopting McBSP as shown in Figure1. There are two McBSPs on the TMS320F28335 device, each of them consists of a data-flow path and a control path connected to external devices by six pins [3] , namely data transmit (DX) pin, data receive (DR) pin, transmit clock (CLKX) pin, receive clock (CLKR) pin, transmit frame synchronization (FSX) pin, and receive frame synchronization (FSR) pin. When transmitting data, the CPU or the DMA controller writes the data to the data transmit registers (DXR1,DXR2). The data written to the DXRS is shifted out to DX via the transmit shift registers (XSR1,XSR2) . Similarly, receive data on the DR pin is shifted into the receive shift registers (RSR1,RSR2) .Once the full word is receive, the contents of RSRs are copied into the receive buffer registers (RBR1, RBR2). Finally, the contents of the RBRs is copied to the data receive registers (DRR1,DRR2), which can be read by the CPU or the DMA controller. If the length of the data to be transmitted or to be received is less than 16 bits, DRR2, RBR2, RSR2, DXR2, and XSR2 are not used. For larger word lengths, these registers are needed to be used to hold the most significant bits. 
Software Design of NSPI Communication
The thought of the software design is described as follows. The sample rate generator within the McBSP module provides the sending clock in the module of DSP0. When the needed sending data in the DSP0 copies from DXR to XSR, it generates the sending frame synchronization pulse, which is set as the accepting frame synchronization pulse of DSP1. When the accepted data of DSP0 is copied from XSR to DRR, the receiver is ready to trigger the interruption of sign RRDY. Then it calls the interrupt service subroutine and reads data. The design of thought of DSP1 is also as well like DSP0.
In order to realize the software design of real-time communication between dual TMS320F28335 by adopting McBSP, it's essential to program DSP0 and DSP1, respectively. The key of design lies in the settings of related registers of McBSP. According to the design thought above, in the mode of NSPI communication, two pieces of DSP are with the same settings of McBSP related registers. The settings of the key registers are shown in Table 1 .
The software design of two pieces of DSP consist of DSP initialization [6] (including the initialization of pin and interrupt vector, etc.), McBSP mode initialization, data-sending function and data-receiving interrupt functions. The software design flow schemes of data-sending and data-receiving are shown in Fig. 2 and Fig. 3 
Experiment Method
According to the design procedure above, the experiment on the control panel of two pieces of DSP controlled UPS power module of rectifier and inverter is carried out. The test bench is shown in Figure4. The experiment methods are as follows. Turn on the DSP0 controlled control inverter in charge of the rectifier, after the successful turning on of the rectifier, it sends the boot demand to the control inverter DSP1. The results of the experiment show that the inverter is turned on successfully. Setting obstacles in the inverter, at the time of its power off, it sends the shutdown demand to rectifier. The outcome of the experiment shows that rectifier can be turned off successfully as well. In the experiment, the clock frequency of the McBSP is set as 4.6MHz, which indicates that two pieces of DSP both can independently control the sending of data and the other one can receive data accurately to realize the full duplex real-time communication at a high speed without master-slave.
Summary
Through the use of the McBSP module in the TMS320F28335 DSP, it can realize the simplicity and convenience of dual DSP communication hardware connectors without any external peripheral chips. This paper introduces the NSPI communication method to achieve the peer-to-peer communication between double DSP without the limit of main engine and slave in the SPI communication. The proposed scheme is successfully applied into the dual DSP control system with UPS rectifier and inverter. The system runs well which validate the feasibility and real-time of the designed scheme.
